Play Video: (Note: The default playback of the video is HD VERSION. If your browser is buffering the video slowly, please play the REGULAR MP4 VERSION or Open The Video below for better experience. Thank you!)
⏲ Duration: 53 min 40 sec ✓ Published: 26-Mar-2022
Description: Presented at DVCon Europe 2021nnP3.1 nBringing Reset Domains and Power Domains Together – Set/Reset Flops Augmenting Complexities in Power-Aware RDC VerificationnnManjunatha Srinivas¹; Manish Bhati¹; Abdul Moyeen¹; Inayat Ali² n¹ Siemens Digital Industries Software; ² NXP SemiconductorsnnnP3.2 nA Methodology for Evaluating SI Artefacts in DDR4-3DS PHY using Channel ModellingnnAditya S Kumar; Gowdra Bomanna Chethan; Shivani Maurya; Anil Deshpande; Somasunder Kattepura Sreenath Samsung Sem
Play Video: (Note: The default playback of the video is HD VERSION. If your browser is buffering the video slowly, please play the REGULAR MP4 VERSION or Open The Video below for better experience. Thank you!)